3. Hardware

3.1 Computer architecture

1 (a) One of the key features of von Neumann computer architecture is the use of buses.

Three buses and three descriptions are shown below.

Draw a line to connect each bus to its correct description.

Bus	Description
address bus	this bus carries signals used to coordinate the computer's activities
control bus	this bi-directional bus is used to exchange data between processor, memory and input/ output devices
data bus	this uni-directional bus carries_ signals relating to memory addresses between processor and memory

(b) The seven stages in a von Neumann fetch-execute cycle are shown in the table below.

Put each stage in the correct sequence by writing the numbers 1 to 7 in the right hand column. The first one has been done for you.

Stage	Sequence number
the instruction is then copied from the memory location contained in the MAR (memory address register) and is placed in the MDR (memory data register)	
the instruction is finally decoded and is then executed	
the PC (program counter) contains the address of the next instruction to be fetched	1
the entire instruction is then copied from the MDR (memory data register) and placed in the CIR (current instruction register)	
the address contained in the PC (program counter) is copied to the MAR (memory address register) via the address bus	
the address part of the instruction, if any, is placed in the MAR (memory address register)	
the value in the PC (program counter) is then incremented so that it points to the next instruction to be fetched	

2	(b)	Two features of Von Neumann architecture are the use of registers and the use of buses.					
		Give the names of two registers and two buses.					
		Registers					
		1					
		2					
		Buses					
		1					
		2					
		[4]					

3 A section of computer memory is shown below:

Address	Contents
1000 0000	0110 1110
1000 0001	0101 0001
1000 0010	1000 1101
1000 0011	1000 1100
	ا ا
1000 1100	
1000 1101	
1000 1110	
1000 1111	

(a) (i) The contents of memory location 1000 0001 are to be read.

Show the contents of the Memory Address Register (MAR) and the Memory Data Register (MDR) during this read operation:

MAR				
MDR				

[2]

(ii) The value 0111 1001 is to be written into memory location 1000 1110.

Show the contents of the MAR and MDR during this write operation:

MAR MDR

[2]

(iii) Show any changes to the computer memory following the read and write operations in part (a)(i) and part (a)(ii).

Address	Contents
1000 0000	0110 1110
1000 0001	0101 0001
1000 0010	1000 1101
1000 0011	1000 1100
ا ا	ا
1000 1100	
1000 1101	
1000 1110	
1000 1111	

[1]

(b)	Name three other registers used in computers.
	1
	2
	3[3]
(0	
	What is the function of the control unit?

4	To process an instruction, a central processing unit (CPU) goes through a cycle that has three main stages.
	Name each stage in this cycle.
	Stage 1
	Stage 2
	Stage 3

[3]

5 Four computer terms and eight descriptions are shown below.

Draw lines to connect each computer term to the correct description(s).

Compu	rei	term

Description

Arithmetic and logic unit (ALU)

Carries out operations such as addition and multiplication

Data can be read but not altered

Control unit

Stores bootstrap loader and BIOS

Fetches each instruction in turn

Random access memory (RAM) Carries out operations such as AND, OR, NOT

Stores part of the operating system currently in use

Read only memory (ROM)

Stores data currently in use

Manages execution of each instruction

6	Signals are sent to and from the components of a processor using buses.
	Identify and describe the purpose of two different buses.
	Bus 1
	Purpose
	Bus 2
	Purpose
	[6]
7	Name three different buses that are used in the fetch-execute cycle.
-	
	Bus 1
	Bus 2
	Bus 3
	[3

8 Six components of a computer system and six descriptions are shown.

Draw a line to match each component with the most suitable description.

Component Description Used to connect together Arithmetic Logic the internal components Unit (ALU) of the CPU. Used to carry out Buses calculations on data. Used to temporarily hold Control Unit data and instructions (CU) during processing. Immediate Access Used to allow interaction Store (IAS) with the computer. Used to hold data and Input/Output instructions before they are processed. Used to manage the flow Registers of data through the CPU.

9 Six components of the Von Neumann model for a computer system and six descriptions are given.

Draw a line to match each component to the most suitable description.

_							
	m	-		-		n	۰
Co		u	u		_		L

Immediate access store (IAS)

Register

Control unit (CU)

Accumulator (ACC)

Arithmetic logic unit (ALU)

Bus

Description

Holds data and instructions when they are loaded from main memory and are waiting to be processed.

Holds data temporarily that is currently being used in a calculation.

Holds data or instructions temporarily when they are being processed.

Manages the flow of data and interaction between the components of the processor.

Carries out the calculations on data.

Pathway for transmitting data and instructions.

[5]

Kelvin correctly answers an examination question about the Von Neumann model.	
Eight different terms have been removed from his answer.	
Complete the sentences in Kelvin's answer, using the list given.	
Not all items in the list need to be used.	
 accumulator (ACC) address bus arithmetic logic unit (ALU) control unit (CU) data bus executed fetches immediate access store (IAS) memory address register (MAR) memory data register (MDR) program counter (PC) 	
saved transmits The central processing unit (CPU)	
to wait to be processed.	
The holds the address of the next	
nstruction. This address is sent to the	
The data from this address is sent to the	
The instruction can then be decoded and	
Any calculations that are carried out on the data are done by the	
neld in a register called the	arily [8]
T	Eight different terms have been removed from his answer. Complete the sentences in Kelvin's answer, using the list given. Not all items in the list need to be used. accumulator (ACC) address bus arithmetic logic unit (ALU) control unit (CU) data bus executed fetches immediate access store (IAS) memory address register (MAR) memory data register (MDR) program counter (PC) saved transmits he central processing unit (CPU) me data and instructions needed and stores them in the to wait to be processed. he he holds the address of the next instruction. This address is sent to the he instruction can then be decoded and any calculations, the data is tempore.

•••••	
•••••	
•••••	
•••••	
The	fetch-execute cycle make use of registers.
	fetch-execute cycle make use of registers.
	fetch-execute cycle make use of registers.
	fetch-execute cycle make use of registers. Describe the role of the Program Counter (PC).
	fetch-execute cycle make use of registers. Describe the role of the Program Counter (PC).
	fetch-execute cycle make use of registers. Describe the role of the Program Counter (PC).
(a)	fetch-execute cycle make use of registers. Describe the role of the Program Counter (PC).
(a)	fetch-execute cycle make use of registers. Describe the role of the Program Counter (PC).
(a)	Describe the role of the Program Counter (PC). Describe the role of the Memory Data Register (MDR).
(a)	Describe the role of the Program Counter (PC). Describe the role of the Memory Data Register (MDR).

13 Vanessa writes a paragraph as an answer to an examination question about the central processing unit (CPU).

Use the list given to complete Vanessa's answer by inserting the correct **six** missing terms. Not all terms will be used.

- Components
- Data
- Decoded
- Executed
- Fetched
- Instructions
- RAM
- ROM
- Secondary storage

The CPU processes	and
An instruction is	. from
into the CPU where it is then	Once this has taken place the
instruction is then	

6]

14 (a) A computer can have both a MAC address and an IP address.

Four statements are given about MAC addresses and IP addresses.

Tick (✓) to show whether each statement is True or False.

Statement	True (✓)	False (√)
A MAC address is unique to a computer on a network		
Once an IP address has been set it cannot be changed		
A MAC address is made up of the computer's serial number and the IP address		
If a computer does not have an IP address it cannot communicate with another device using the Internet		

(b)	A co	[4] computer uses the Von Neumann model and the stored program concept.
	(i)	Explain what is meant by the stored program concept.
		[2]
	(ii)	The Von Neumann model has several components that are used in the fetch-execute cycle.
		One component is the Arithmetic Logic Unit (ALU).
		Describe the role of the ALU.
		[4]

	(c) The	computer has an operating system.
	(i)	A signal causes the operating system to stop and assess what to do next.
		Identify the name of this signal.
		[1]
	(ii)	State two functions of an operating system.
	(11)	
		1
		2[2]
15	Explain	how an instruction is fetched in a Von Neumann model computer.
		[6]
		[4]
16		n Neumann model for a computer system uses several components in the fetch-execute One component that is used is the Control Unit (CU).
	Identify	four other components that are used in the Von Neumann model for a computer system.
	1	
	2	
	3	
		[4]

- 17 The Von Neumann model for a computer system has several components that are used in the fetch-execute cycle.
 - (a) One component is main memory.

.,	for a computer system.	
		[3]
(ii)	State two other components in the Von Neumann model for a computer system.	
	1	
	2	
		[2]

18 Six components of a computer are given.

Some are part of the central processing unit (CPU) of the Von Neumann model for a computer system.

Tick (✓) to show if each component is a CPU component or is Not a CPU component.

Component	CPU component (✓)	Not a CPU component (✓)
Arithmetic logic unit (ALU)		
Hard disk drive (HDD)		
Memory address register (MAR)		
Random access memory (RAM)		
Solid state drive (SSD)		
Control unit (CU)		

19			eumann model for a computer system has a central processing unit (CPU) that ma egisters.	kes
	(a)	lder	ntify three registers that may be used.	
		Reg	jister 1	
		Reg	jister 2	
		Reg	jister 3	
				[3]
	(b)	The	CPU is responsible for processing instructions.	
		One	e stage of processing instructions is the decode stage.	
		(i)	Identify the two other stages of processing instructions.	
			Stage 1	
			Stage 2	
				[2]
		(ii)	Identify the component of the CPU that is responsible for decoding instructions.	
				[4]

A Von Neumann model for a computer system contains several integrated circuits (IC).					
(a)	(a) Parallel data transmission is used in an IC.				
	(i)	Describe how data is transmitted using parallel data transmiss	ion.		
					[2]
	(ii)	Give one benefit of using parallel, rather than serial, data trans			. [-]
	(")	Oive One benefit of using parallel, rather than serial, data trans	51111331011.		
					. [1]
(b)	The	computer has a central processing unit (CPU).			
	(i)	Identify the bus that carries signals around the CPU to control	the compo	onents.	
					. [1]
	(ii)	Identify the register built into the arithmetic logic unit (ALU).			
					. [1]
((iii)	Four statements about a Von Neumann model for a computer	system are	e shown.	
		Tick (✓) to show if each statement is True or False .			
Sta	tem	ent	True (✓)	False (√)	
Dat	ta an	d instructions are stored in the same memory unit			
The	e con	strol unit manages operations within the CPU			
Dat	Data and instructions can be fetched into the CPU at the same time				

The control unit is responsible for decoding an instruction

21	•	ge has a computer that has a central processing unit (CPU) based on the Von Neumann model a computer system.
	(a)	Identify the component within the CPU that controls the flow of data.
		[1]
	(b)	Identify the component within the CPU where calculations are carried out.
		[1]
	(c)	Identify the component within the CPU that stores the address of the next instruction to be processed.
		[1]
	(d)	Identify the register within the CPU that holds an instruction that has been fetched from memory.
		[1]
	(e)	

22 Several components are involved in processing an instruction in a Von Neumann model for a computer system.

Three of these components are the arithmetic logic unit (ALU), control unit (CU) and random access memory (RAM).

(a) Six statements are given about the components.

Tick $(\ensuremath{\checkmark})$ to show if each statement applies to the ALU, CU or the RAM. Some statements may apply to more than one component.

Statement	ALU (√)	CU (✓)	RAM (✓)
stores data and instructions before they enter the central processing unit (CPU)			
contains a register called the accumulator			
manages the transmission of data and instructions to the correct components			
contained within the CPU			
uses the data bus to send data into or out of the CPU			
carries out calculations on data			

[6]

- 23 Six statements are given about the role of components in the Central Processing Unit (CPU).
 - (a) Tick (✓) to show whether each statement applies to the Memory Address Register (MAR), Memory Data Register (MDR) or Program Counter (PC).

Some statements may apply to more than one component.

Statement	MAR (✓)	MDR (✓)	PC (✓)
it is a register in the CPU			
it holds the address of the next instruction to be processed			
it holds the address of the data that is about to be fetched from memory			
it holds the data that has been fetched from memory			
it receives signals from the control unit			
it uses the address bus to send an address to another component			

(b)	Identify the component in the CPU that carries out calculations.	
		[1]

24 In a Von Neumann model for a computer system, a Central Processing Unit (CPU) contains a number of different components.

The table contains the name of a component or a description of their role in the fetch-execute cycle.

Complete the table with the missing component names and descriptions.

Component name	Description
Memory Address Register (MAR)	
Program Counter (PC)	
	This is a register that is built into the arithmetic logic unit. It temporarily holds the result of a calculation.
	This is a register that holds data or an instruction that has been fetched from memory.
Control Unit (CU)	
	This carries addresses around the CPU.

25	Secondary storage devices are used to store data in a computer.					
	(a)	Circ	ele three components t	evices.		
			central process	ing unit (CPU)	compact disk (CD)	
		hard	d disk drive (HDD)	random access memory (RAM) read only memory (ROM)	
			register	sensor	solid-state drive (SSD)	
					[3	
	(b)	Tick	x (✓) one box to show	which statement about secon	ndary storage is correct.	
		Α	It is directly accessed	by the CPU.		
		В	It is magnetic storage	only.		
		С	It is used to permaner	ntly store software and data	files.	
		D	It is volatile.			
					[1]	

A library has a self-checkout system that allows customers to register books borrow.	that they want to
The self-checkout system has a central processing unit (CPU).	
The CPU has two cores.	
(a) State the purpose of a core in the CPU.	
	[1]
(b) The CPU is replaced with one that has four cores.	
Explain the effect this has on the performance of the self-checkout system.	
	[2]
(c) The CPU contains registers and buses.	
(i) Describe the role of a register in the CPU.	
(ii) Identify one bus that can be found in the CPU and explain its	
(ii) Identify one bus that can be found in the CPU and explain its fetch-decode-execute cycle.	purpose in the
Bus	
Purpose	
	[3]

27	(c)	A component in the CPU sends signals to manage the fetch-decode-execute cycle.
		State the name of this component.
		[1]
	(d)	The CPU has a clock speed of 2.4 Ghz.
		Describe what is meant by a 2.4 Ghz clock speed.
		[2]
	(e)	The CPU contains registers including the memory data register (MDR).
		(i) Describe the role of the MDR in the fetch-decode-execute cycle.
		[2]
		(ii) Identify three other registers contained in the CPU.
		1
		2
		3
		[3]

Αu	user's computer has a central processing unit (CPU) that has a clock speed of 2GHz.				
She	e war	nts to change it to a CPU that has a clock speed of 3 GHz.			
(a)	(i)	State what is meant by clock speed.			
			[1]		
	(ii)	Explain the effect this change will have on the performance of the CPU.			
			[2]		
(b)	The	CPU contains a memory address register (MAR).			
	Des	scribe the role of the MAR in the fetch-decode-execute cycle.			
			[2]		
(c)	The	CPU has a list of all the machine code commands it can process.			
	State	e the name of this list of commands.			
			[1]		

A w	ashing machine is an example o	f an embedded sys	stem.	
(a)	Give two characteristics of an e	mbedded system.		
	1			
	2			
(b)	Circle three other examples of a	ın embedded syste	em.	[2]
	fr	eezer lapto	ор	
	personal computer (PC)	security light	system smartpho	ne

Ac	computer has a central processing uni	t (CPU).			
(a)	Circle three components that are bu	uilt into the CF	PU.		
	accumulator (ACC)	control unit (CU) graphi	cs card	
	hard disk drive (HDD)	motherboard	program co	ounter (PC)	
	random access memory (R	RAM)	read only memory		3]
(b)	The CPU has cache.				
	Explain the purpose of the cache.				
				[2	2]
(c)	The CPU has a component that reg CPU can perform in a second.	gulates the nu	mber of fetch-dec	code-execute cycles th	e
	State the name of this component.				
				[1]
(d)	The CPU has a component that carr	ies out all cal	culations and logica	al operations.	
	State the name of this component.				
				[1]

31 (d) The computer processes instructions using the fetch-decode-execute (FDE) cycle.

Draw and annotate a diagram to show the process of the **fetch** stage of the FDE cycle.

32	Ins	structions are processed by a central processing unit (CPU) in a computer.						
	(a)	Complete	Complete the paragraph about fetching an instruction into the CPU to be processed.					
		Use the te	erms from	the list.				
		Some of the	Some of the terms in the list will not be used. You should only use a term once.					
		address arithmetic logic unit (A			LU)	binary	control unit (CU)	
		current instruction register (CIR)			data	denary	driver	
	fetch interru			interrupt	memo	ory address registe	er (MAR)	
			memory	data register (MDR)	ran	dom access mem	ory (RAM)	
	read only memory (ROM) secondary storage signal					signal		
		The progra	am count	er contains the				
		of the next	t instruction	on to be processed; this	is then se	nt to the		
					using	the address bus.	The address is then	
		sent to the	e					
		Once the	address is	s received, the instruction	n stored a	t the location is		
		sent to the	e			, using the		
					bus. 7	The instruction is the	nen	
		sent to the	ə			that is built in	nto the	
							[7	"]
	(b)	The CPU u	ıses an in	struction set to decode	the instruct	tion.		
		State what	is meant	by an instruction set.				

ASI	a student has a computer that has a central processing unit (CPO).						
(a)	Des	scribe the role of the CPU in the computer.					
		[2	2]				
(b)	The	CPU contains registers.					
	(i)	State the purpose of a register.					
		[1	11				
			,1				
	(ii)	Give three registers that are built into the CPU.					
		1					
		2					
		3					
			3]				
(c)	One	e component in the CPU is the arithmetic logic unit (ALU).					
	Des	scribe the purpose of the ALU.					
		[3	1				
			1				

(d)	The student wants to replace the CPU to increase the performance of the computer.						
	Explain why a different CPU can increase the performance.						
	[4]						

34	A ce	entral processing unit (C	PU) performs the fe	etch-decode-ex	ecute (FDE) cycle.	
	(a)	Give the name of two	registers that are us	sed in the fetch s	stage of the cycle.	
		1				
		2				
						[2]
	(b)	Describe what happen	s at the decode stag	ge of the cycle.		
						[3]
	(c)	Give one register in th	e CPU that is used	in the execute s	tage of the cycle.	
						[1]
((d)	Buses are used in the C	CPU to transmit data	a through the FI	DE cycle.	
	(Circle three buses that	are used in the CP	J.		
		fetch	address	register	execute	
				Ü		
		data	decode	calcu	ılation	
		o o m t m o l	value	hinom	aantral	
		central	value	binary	control	[3]
(A user changes their CF a dual core and a clock		dual core and a	clock speed of 2.4 GH	Iz to one with
	ı	Explain the effect this c	hange will have on	the performance	e of the CPU.	
						[2]

35 The table contains names and descriptions of components in a central processing unit (CPU).
Complete the table by giving the missing component names and descriptions.

Component name	Description
	sends signals to manage the flow of data through the CPU
program counter	
	stores the address of the data that is about to be fetched from random access memory (RAM) into the CPU
	transmits data between the RAM and the CPU
accumulator	
	stores an instruction when it is being decoded

MDR